Coherent state phase estimation based on digital nonlinear phase-locked loop
نویسندگان
چکیده
منابع مشابه
Digital Phase - Locked Loop Based on FIR Filters
In this paper, a new digital phase-locked loop (DPLL) is proposed based on finite impulse response (FIR) filters. The proposed DPLL is more robust to incorrect noise information than the existing DPLL using fixed gain. We show the effectiveness of the proposed DPLL via a numerical example.
متن کاملHigh Speed Delay-Locked Loop for Multiple Clock Phase Generation
In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...
متن کاملPhase Locked Loop Circuits
1. Definition. A PLL is a feedback system that includes a VCO, phase detector, and low pass filter within its loop. Its purpose is to force the VCO to replicate and track the frequency and phase at the input when in lock. The PLL is a control system allowing one oscillator to track with another. It is possible to have a phase offset between input and output, but when locked, the frequencies mus...
متن کاملPhotonic phase-locked-loop linear phase demodulator
Design and experimental validation of a simple photonic phase-lockedloop (PPLL) linear phase demodulator employing a novel attenuating counter propagating (ACP) in-loop phase modulator are presented. The ACP in-loop phase modulator is free of propagation delay, allowing stable operation of the PPLL with large gain. Highly linear optical phase demodulation was observed and the measured spurious ...
متن کاملطراحی یک مدار phase locked loop در فرکانس مرکزی 900 mhz
در این پایان نامه یک phase locked loop کاملا" مجتمع شده با نویز پایین با تکنولوژی cmos در استاندارد 0.5 میکرون طراحی گردیده. برای کاهش نویز تمامی بخشهای سنتزکننده فرکانس را بصورت دیفرانسیلی طرح می کنیم تا حساسیت سیستم نسبت به نویز تغذیه وبستر را به حداقل برسانیم هم چنین قسمتهای دیجیتالی بصورت استاتیک لاجیک طراحی گردیده اند تا نویز کمتری ایجاد نمایند. در این مدار بلوک اشکارساز فاز- فرکانس طوری ط...
15 صفحه اولذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Acta Physica Sinica
سال: 2019
ISSN: 1000-3290
DOI: 10.7498/aps.68.20181602